



07/01/99

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

A

CERTIFICATE OF EXPRESS MAILING

I hereby certify that this paper and the documents and/or fees referred to as attached herein are being deposited with the United States Postal Service on July 01, 1999 in an envelope as "Express Mail Post Office to Addressee" service under 37 CFR §1.10, Mailing Label Number **EL119224008US**, addressed to the Assistant Commissioner for Patents, Washington, DC, 20231.

Attorney Docket No. **15-4-849.00**

First Named Inventor: David C. Tannenbaum

Kay Harlow

**UTILITY PATENT APPLICATION TRANSMITTAL (37 CFR § 1.53(b))**

Assistant Commissioner for Patents  
Box Patent Application  
Washington, DC 20231

☐ Duplicate for  
fee processing

Sir: This is a request for filing a patent application under 37 CFR § 1.53(b) in the name of inventor:  
David C. Tannenbaum

For: **DUAL MODE DEVICE AND METHOD FOR GENERATING VECTOR CROSS  
PRODUCTS OR DOT PRODUCTS**

Application Elements:

- ☒ 32 Pages of Specification, Claims and Abstract  
☒ 10 Sheets of Drawings (Informal)  
☒ 02 Pages Combined Declaration and Power of Attorney

Accompanying Application Parts:

- ☒ Assignment and Assignment Recordation Cover Sheet (recording fee of **\$40.00** enclosed)  
☐ 37 CFR 3.73(b) Statement by Assignee  
☐ Information Disclosure Statement with Form PTO-1449  
☐ Copies of IDS Citations  
☐ Preliminary Amendment  
☒ Return Receipt Postcard  
☐ Small Entity Statement(s)  
☐ Other:

Fee Calculation (37 CFR § 1.16)

	(Col. 1)	(Col. 2)	<u>SMALL ENTITY</u>	<u>OR</u>	<u>LARGE ENTITY</u>
	<u>NO. FILED</u>	<u>NO. EXTRA</u>	<u>RATE</u> <u>FEE</u>		<u>RATE</u> <u>FEE</u>
BASIC FEE			\$380 \$	OR	\$760 \$760.00
TOTAL CLAIMS	<u>20</u>	-20 = <u>00</u>	x09 = \$	OR	x18 = \$
INDEP CLAIMS	<u>03</u>	-03 = <u>00</u>	x39 = \$	OR	x78 = \$
[ ] Multiple Dependent Claim Presented			\$130 = \$	OR	\$260 = \$
* If the difference in Col. 1 is less than zero, enter "0" in Col. 2.			Total \$	OR	Total <b>\$760.00</b>

☒ Check No. 2933 in the amount of \$800.00 is enclosed.

☒ The Commissioner is authorized to charge any fees beyond the amount enclosed which may be required, or to credit any overpayment, to Deposit Account No. 50-0805 (Order No. 15-4-849.00).

General Authorization for Petition for Extension of Time (37 CFR §1.136)

☒ Applicants hereby make and generally authorize any Petitions for Extensions of Time as may be needed for any subsequent filings. The Commissioner is also authorized to charge any extension fees under 37 CFR §1.17 as may be needed to Deposit Account No. 50-0805 (Order No. 15-4-849.00).

☒ Please send correspondence to the following address:

**Raymis H. Kim**  
MARTINE PENILLA & KIM, LLP  
830 West Evelyn Avenue  
Sunnyvale, CA 94086  
Tel (408) 749-6900  
Fax (408) 749-6901

Date: July 1, 1999

Raymis Kim  
Raymis H. Kim, Esq.  
Registration No. 39,462

UNITED STATES PATENT APPLICATION

FOR

**DUAL MODE DEVICE AND METHOD FOR GENERATING  
VECTOR CROSS PRODUCTS OR DOT PRODUCTS**

Inventor:

David C. Tannenbaum  
985 Foxchase Drive #654  
San Jose, CA 95123  
Citizenship: U.S.A.

Prepared by:

MARTINE PENILLA & KIM, LLP  
830 West Evelyn Avenue  
Sunnyvale, California 94086

# DUAL MODE DEVICE AND METHOD FOR GENERATING VECTOR CROSS PRODUCTS OR DOT PRODUCTS

Inventor:

David C. Tannenbaum

5

## CROSS REFERENCE TO RELATED APPLICATIONS

This application is related to U.S. Patent Application No. 09/265,507 filed on the March 9, 1999 and entitled "Method and Device for Generating Per-Pixel Values," by inventors David C. Tannenbaum et al. The application is incorporated  
10 herein by reference.

## BACKGROUND OF THE INVENTION

The present invention relates to the field of devices for generating vector products and, more particularly, to devices for efficiently generating vector cross  
15 products and dot products in computer graphics systems.

Rendering of realistic images (*e.g.*, two- or three-dimensional images) is one of the main goals of graphics system designers. Rendering images of real or imaginary objects typically involves generating geometric models (*e.g.*, polygons) of the objects and applying lighting effects to the polygonal surfaces. In computer  
20 graphics, surfaces of an object are generally modeled by a polygonal mesh, which is a collection of vertices, edges, and/or polygons. A mesh of polygons may be produced from a variety of sources such as an application, tessellated NURBS surfaces, spheres, cones, etc. The vertices may be connected by edges and a sequence of edges or vertices may define one or more polygons.

Rendering of realistic 3D graphics requires accurate and efficient modeling of 3D surfaces based upon the position, orientation, and characteristics of the surfaces and the light sources illuminating them. In particular, the interaction between lights and surfaces must be modeled for rendering. To more accurately model lighting effects, conventional computer graphics systems have typically implemented shading techniques to generate light values at individual pixels using an illumination or lighting model.

Conventional lighting models typically model one or more lighting effects such as diffuse reflection, specular reflection, and spotlighting, each of which is typically determined by evaluating a dot product of two vectors. Diffuse reflection accounts for reflection of light from a surface, especially a dull, matte surface. The reflected light from the surface falls off approximately uniformly as a function of an angle between  $\mathbf{N}$  and  $\mathbf{L}$ , where  $\mathbf{N}$  is the outward normal vector at a surface point and  $\mathbf{L}$  is a light vector. The light vector  $\mathbf{L}$  points in the direction from the surface point to the light source. The diffuse light fall-off in the diffuse reflection model is typically modeled by using a dot product term  $\mathbf{N} \cdot \mathbf{L}$ .

Similarly, the specular reflection accounts for reflection of light off a shiny surface. When a light from a light source is reflected off a shiny surface, the reflected light is modeled as falling off exponentially from a direction of reflection vector  $\mathbf{R}$  as seen from a direction of view vector  $\mathbf{V}$ . For example, the fall-off may be modeled by  $\cos^s \alpha$ , where  $s$  is a surface material's specular-reflection coefficient and  $\alpha$  is an angle between vectors  $\mathbf{R}$  and  $\mathbf{V}$ . In practice, a dot product term  $(\mathbf{N} \cdot \mathbf{H})^s$  is often used in place of  $\cos^s \alpha$  to model specular reflection at a surface point, where  $\mathbf{N}$  is a normal vector and  $\mathbf{H}$  is a half-angle vector.

The spotlight model, on the other hand, adds a direction to a positional light source to allow modeling of directional lights. That is, a spotlight is a special type of light source that has a direction as well as a position. For example, a positional light source may function as a spotlight by restricting the shape of the light to a cone. The direction of the spotlight is the direction in which the light points. The spotlight thereby simulates a cone of light, which may have a fall-off in intensity based upon the distance from the center of the cone of light. As is well known in the art, a spotlight value is typically computed in accordance with a basic spotlight equation,  $\text{spotlight} = (\mathbf{S} \cdot \mathbf{L})^{exp}$ , where  $\mathbf{S}$  represents a spotlight source direction vector,  $\mathbf{L}$  represents the vector from a point on the surface to the light source, and  $exp$  is a spotlight exponent. The spotlight equation may also include other well-known variables such as attenuation, shadow, etc.

The diffuse, specular, and spotlight models are well known and are described in greater detail in *Computer Graphics: Principles and Practice* by James D. Foley et al., Addison-Wesley (1996), ISBN 0-201-84840-6, which is incorporated herein by reference. Additionally, the OpenGL™ (versions 1.1 and 1.2) application programming interface (API) describes various lighting models such as spotlighting, diffuse light reflection, specular light reflection, and related parameters for implementing such models. The OpenGL™ (versions 1.1 and 1.2) graphics application programming interface is commercially available from Silicon Graphics, Inc., the assignee of the present application, and is incorporated herein by reference.

Lighting models often include diffuse, specular, and spotlight units for evaluating the diffuse, specular, and spotlight values. For example, U.S. Patent Application No. 09/265,507 entitled "Method and Device for Generating Per-Pixel Values" by inventors David C. Tannenbaum et al. describes a lighting subsystem that

includes a diffuse light unit, a specular light unit, and a spotlight unit, for determining the diffuse, specular, and spotlight values. Each of these units evaluates a dot product of vectors (e.g.,  $\mathbf{N}$ ,  $\mathbf{L}$ ,  $\mathbf{S}$ ) for computing lighting values.

In computer graphics, however, evaluating light values often requires computing cross products of two vectors. For example, cross products are evaluated to find a vector that is at right angles, *i.e.*, a normal vector, to two other vectors. The normal vectors such as  $\mathbf{N}$  are routinely used in evaluating light values as described above.

A surface normal vector  $\mathbf{N}$  at a point  $P$  (e.g., vertex, pixel, etc.) may be determined from a pair of vectors originating at the point to associated target points. Unless these vectors are parallel to each other, the vectors define a plane. In practice, the pair of vectors may be obtained by coordinates of the original point to the target coordinates of the associated vectors. Evaluating a cross product of these vectors yields a normal vector that may be used as a surface normal vector depending, for example, on the view direction and the order of the cross product.

Conventional computer graphics systems typically evaluate cross products by using general purpose processors or dedicated cross product units. These approaches, however, may degrade performance or add substantial cost. For example, given that normal vectors can be computed for thousands or even millions of points in a scene, employing the general purpose processors to evaluate cross products may significantly limit the performance of the computer graphics systems. On the other hand, using a cross product unit dedicated to evaluating cross products may be costly to implement within the limited die size of integrated circuit chips.

Thus, what is needed is a device and method for efficiently evaluating cross products of vectors without the performance penalty of the general purpose processors or the cost associated with dedicated cross product units.

10  
20  
30  
40  
50  
60  
70  
80  
90  
100  
110  
120  
130  
140  
150  
160  
170  
180  
190  
200  
210  
220  
230  
240  
250  
260  
270  
280  
290  
300  
310  
320  
330  
340  
350  
360  
370  
380  
390  
400  
410  
420  
430  
440  
450  
460  
470  
480  
490  
500  
510  
520  
530  
540  
550  
560  
570  
580  
590  
600  
610  
620  
630  
640  
650  
660  
670  
680  
690  
700  
710  
720  
730  
740  
750  
760  
770  
780  
790  
800  
810  
820  
830  
840  
850  
860  
870  
880  
890  
900  
910  
920  
930  
940  
950  
960  
970  
980  
990  
1000



## SUMMARY OF THE INVENTION

Broadly speaking, the present invention fills these needs by providing a dual mode device and method for generating vector cross products or dot products. It should be appreciated that the present invention can be implemented in numerous ways, including as a process, an apparatus, a system, a device, a method, or a computer readable medium.

In one aspect of the invention, the dual mode device generates a cross product or a dot product from a first vector and a second vector. The first vector has a first set of components and the second vector has a second set of components. The device includes a dual mode controller and a dual mode unit. The dual mode controller receives the first and second vectors and is configured to select vector components for evaluating a cross product component or a dot product in response to a first signal. The first signal indicates whether to generate a cross product component or a dot product. The dual mode unit is coupled to receive the selected vector components and generates the cross product component or the dot product in response to the first signal.

The present invention advantageously provides a device and method that can efficiently evaluate a cross product or a dot product by using shared logic units such as multipliers and adders. By thus sharing resources for generating cross products and dot products, the dual mode device of the present invention significantly reduces the cost of the hardware needed to implement both dot product units and cross product units. At the same time, providing a dedicated dual mode device for evaluating cross product or dot product enhances performance without the performance penalty associated with using general purpose processors. The dual mode device and method may be implemented in any suitable manner. For example, by implementing the dual

mode devices in conventional lighting units adapted to evaluate dot products, the present invention provides additional functionality at a minimal cost. Other aspects and advantages of the invention will become apparent from the following detailed description, taken in conjunction with the accompanying drawings, illustrating by way

5 of example the principles of the invention.

110  
112  
114  
116  
118  
120  
122  
124  
126  
128  
130  
132  
134  
136  
138  
140  
142  
144  
146  
148  
150  
152  
154  
156  
158  
160  
162  
164  
166  
168  
170  
172  
174  
176  
178  
180  
182  
184  
186  
188  
190  
192  
194  
196  
198  
200  
202  
204  
206  
208  
210  
212  
214  
216  
218  
220  
222  
224  
226  
228  
230  
232  
234  
236  
238  
240  
242  
244  
246  
248  
250  
252  
254  
256  
258  
260  
262  
264  
266  
268  
270  
272  
274  
276  
278  
280  
282  
284  
286  
288  
290  
292  
294  
296  
298  
300  
302  
304  
306  
308  
310  
312  
314  
316  
318  
320  
322  
324  
326  
328  
330  
332  
334  
336  
338  
340  
342  
344  
346  
348  
350  
352  
354  
356  
358  
360  
362  
364  
366  
368  
370  
372  
374  
376  
378  
380  
382  
384  
386  
388  
390  
392  
394  
396  
398  
400  
402  
404  
406  
408  
410  
412  
414  
416  
418  
420  
422  
424  
426  
428  
430  
432  
434  
436  
438  
440  
442  
444  
446  
448  
450  
452  
454  
456  
458  
460  
462  
464  
466  
468  
470  
472  
474  
476  
478  
480  
482  
484  
486  
488  
490  
492  
494  
496  
498  
500  
502  
504  
506  
508  
510  
512  
514  
516  
518  
520  
522  
524  
526  
528  
530  
532  
534  
536  
538  
540  
542  
544  
546  
548  
550  
552  
554  
556  
558  
560  
562  
564  
566  
568  
570  
572  
574  
576  
578  
580  
582  
584  
586  
588  
590  
592  
594  
596  
598  
600  
602  
604  
606  
608  
610  
612  
614  
616  
618  
620  
622  
624  
626  
628  
630  
632  
634  
636  
638  
640  
642  
644  
646  
648  
650  
652  
654  
656  
658  
660  
662  
664  
666  
668  
670  
672  
674  
676  
678  
680  
682  
684  
686  
688  
690  
692  
694  
696  
698  
700  
702  
704  
706  
708  
710  
712  
714  
716  
718  
720  
722  
724  
726  
728  
730  
732  
734  
736  
738  
740  
742  
744  
746  
748  
750  
752  
754  
756  
758  
760  
762  
764  
766  
768  
770  
772  
774  
776  
778  
780  
782  
784  
786  
788  
790  
792  
794  
796  
798  
800  
802  
804  
806  
808  
810  
812  
814  
816  
818  
820  
822  
824  
826  
828  
830  
832  
834  
836  
838  
840  
842  
844  
846  
848  
850  
852  
854  
856  
858  
860  
862  
864  
866  
868  
870  
872  
874  
876  
878  
880  
882  
884  
886  
888  
890  
892  
894  
896  
898  
900  
902  
904  
906  
908  
910  
912  
914  
916  
918  
920  
922  
924  
926  
928  
930  
932  
934  
936  
938  
940  
942  
944  
946  
948  
950  
952  
954  
956  
958  
960  
962  
964  
966  
968  
970  
972  
974  
976  
978  
980  
982  
984  
986  
988  
990  
992  
994  
996  
998  
1000

## BRIEF DESCRIPTION OF THE DRAWINGS

The accompanying drawings, which are incorporated in and form a part of this specification, illustrate embodiments of the invention and, together with the description, serve to explain the principles of the invention.

5           Figure 1A shows a schematic block diagram of an exemplary dual mode device for generating either cross product components or dot products from a pair of vectors **A** and **B** in accordance with one embodiment of the present invention.

Figure 1B shows a flowchart of an exemplary method implemented by the dual mode controller in accordance with one embodiment of the present invention.

10           Figure 1C illustrates a more detailed block diagram of the dual mode unit for generating  $C_{COMP}$  or dot product  $\mathbf{A} \bullet \mathbf{B}$  in accordance with one embodiment of the present invention.

Figure 2 shows a schematic block diagram of an exemplary dual mode device for generating either cross product or dot product from a pair of vectors in accordance with one embodiment of the present invention.

15

Figure 3 illustrates a block diagram of an exemplary computer graphics system within which the dual mode devices may be implemented or practiced.

Figure 4 shows a flow chart of an exemplary method performed by a graphics subsystem when evaluating a vector cross product.

20           Figure 5 illustrates a more detailed block diagram of the graphics subsystem in accordance with one embodiment of the present invention.

Figure 6 illustrates a more detailed block diagram of an exemplary lighting subsystem operating in cross product mode in accordance with one embodiment of the present invention.

Figure 7 shows a flowchart of an exemplary method performed by a specular  
5 light unit for generating a normalized cross product component  $C_y$ .

Figure 8 illustrates a more detailed block diagram of a specular light unit in generating a normalized cross product component  $C_y$  in accordance with one embodiment of the present invention.

10  
15

## DESCRIPTION OF THE PREFERRED EMBODIMENTS

Reference will now be made to the present preferred embodiments of the invention, examples of which are illustrated in the accompanying drawings. In the following detailed description of the present invention, which includes a dual mode device and method for generating vector cross products or dot products, numerous specific details are set forth to provide a thorough understanding of the present invention. It will be obvious to one skilled in the art, however, that the present invention may be practiced without these specific details. In other instances, well-known methods, procedures, components, and circuits have not been described in detail so as not to unnecessarily obscure certain aspects of the present invention.

Figure 1A shows a schematic block diagram of an exemplary dual mode device 100 for generating either cross product components or dot products from a pair of vectors **A** and **B** in accordance with one embodiment of the present invention. The dual mode device includes a dual mode controller 102 and a dual mode unit 104. The dual mode controller 102 receives signals SELECT and COMP, and vectors **A** and **B**, which are preferably received as vector components ( $A_x, A_y, A_z$ ) and ( $B_x, B_y, B_z$ ), respectively.

The signal SELECT indicates whether to generate a cross product vector component  $C_{COMP}$  or a dot product  $\mathbf{A} \cdot \mathbf{B}$ . Hence, the SELECT signal indicates the mode, either cross product or dot product mode, the device 100 is to operate in. On the other hand, the input signal COMP indicates the vector component  $C_{COMP}$  (e.g.,  $x$ ,  $y$ , or  $z$  cross product vector component) of a cross product to be determined. As will be described in more detail below, in response to the SELECT and COMP signals, the dual mode controller 102 selects components of the vectors **A** and **B** needed for evaluating the cross product component  $C_{COMP}$  or dot product. The dual mode

controller 102 may also apply or change signs of one or more selected vector components to subsequently effect a subtraction for computing the cross product component  $C_{COMP}$ .

The dual mode unit 104 is coupled to the dual mode controller 102 to receive the selected vector components and signal SELECT for generating either  $C_{COMP}$  or dot product  $\mathbf{A} \cdot \mathbf{B}$ . Specifically, the dual mode unit 104 operates in either a cross product mode or a dot product mode in response to SELECT signal. In a cross product mode, the dual mode unit 104 generates the cross product component  $C_{COMP}$  while it generates dot product  $\mathbf{A} \cdot \mathbf{B}$  in the dot product mode. As will be described in more detail below, the dual mode unit 104 includes one or more adders and multipliers that are used in evaluating both the dot products and cross product components.

Those skilled in the art will appreciate that the device 100 may also include a plurality of dual mode controllers and dual mode units for generating other cross product components in parallel. For example, the dual mode controller 102 and dual mode unit 104 may be used to compute an x-component  $C_x$  (i.e.,  $A_y B_z - A_z B_y$ ) of cross product vector  $\mathbf{A} \otimes \mathbf{B}$  while other dual mode controllers and units are used to evaluate a y-component  $C_y$  (i.e.,  $A_z B_x - A_x B_z$ ) and a z-component  $C_z$  (i.e.,  $A_x B_y - A_y B_x$ ) of cross product vector  $\mathbf{A} \otimes \mathbf{B}$ . In addition, for computing all components of a cross product vector, the dual mode controller may also be configured to sequentially iterate through each of the components  $C_x$ ,  $C_y$ , and  $C_z$ .

Figure 1B shows a flowchart of an exemplary method implemented by the dual mode controller 102 in accordance with one embodiment of the present invention. The method begins in operation 110 and proceeds to operation 112, where vectors  $\mathbf{A}$  and  $\mathbf{B}$ , and signal SELECT indicating cross product or dot product mode are received. Then, it is determined in operation 114 whether the signal SELECT

indicates a cross product mode. If so, the method proceeds to operation 116, where signal COMP indicating a cross product vector component  $C_{COMP}$  to be evaluated is received.

Then, in operation 118, all components of vectors **A** and **B** that are different from the component  $C_{COMP}$  to be evaluated are selected for determining  $C_{COMP}$ . For example, for three-component vectors **A** and **B** having components ( $A_x, A_y, A_z$ ) and ( $B_x, B_y, B_z$ ), respectively, components  $A_y, A_z, B_y$ , and  $B_z$  are selected for computing x-component cross product  $C_x$ . The selected components  $A_y, A_z, B_y$ , and  $B_z$  may be designated or labeled as  $A_i, A_j, B_i$ , and  $B_j$ , respectively. The following Table 1 tabulates selection of vector components and designation of the selected vectors as  $A_i, A_j, B_i$ , and  $B_j$ , where  $i$  and  $j$  are different from the component to be evaluated.

Table 1

COMP	$A_i$	$B_j$	$A_j$	$B_i$
x	$A_y$	$B_z$	$A_z$	$B_y$
y	$A_z$	$B_x$	$A_x$	$B_x$
z	$A_x$	$B_y$	$A_y$	$B_x$

After selecting the components for computing the cross product component  $C_{COMP}$ , a sign is applied or changed, in operation 120, for a component selected from either  $A_j$  or  $B_i$ . For instance, for computing x-component  $C_x$ , the sign of either  $A_z$  or  $B_y$  may be changed to  $-A_z$  or  $-B_y$  to implement the standard cross product equation. It should be noted that the sign of only one component, and not both components, is changed in this manner. The selected components are then output, in operation 122,

to the dual mode unit 104 as  $A_i$ ,  $B_j$ ,  $-A_j$ , and  $B_i$  for evaluating the cross product component  $C_{COMP}$ . Alternatively, the selected components may be output as  $A_i$ ,  $B_j$ ,  $A_j$ , and  $-B_i$ .

If in operation 114, it is determined that the mode is not cross product, the method proceeds to operation 124, where all components of the vectors **A** and **B** are selected. All these components are then output, in operation 126, to the dual mode unit 104 for evaluating the dot product  $\mathbf{A} \cdot \mathbf{B}$ . The method then terminates in operation 128.

Figure 1C illustrates a more detailed block diagram of the dual mode unit 104 for generating  $C_{COMP}$  or dot product  $\mathbf{A} \cdot \mathbf{B}$  in accordance with one embodiment of the present invention. The dual mode unit 104 includes multipliers 152, 154, and 156, and adders 158 and 162. The multipliers 152, 154, and 156 are arranged to receive selected vector components from the dual mode controller 102 for input. Specifically, when SELECT signal indicates cross product mode, multiplier 152 receives and multiplies vector components designated  $A_i$  and  $B_j$  to generate product  $A_i B_j$  while multiplier 154 receives and multiplies vector components designated as  $-A_j$  and  $B_i$  to produce  $-A_j B_i$ . Simultaneously, multiplier 154 may be disabled or receive zeros as inputs. Adder 158 receives and adds the products  $A_i B_j$  and  $-A_j B_i$  to generate a sum  $(A_i B_j - A_j B_i)$  to be output as  $C_{COMP}$ .

On the other hand, when SELECT signal indicates dot product mode, multipliers 152, 154 and 156 are used to multiply x-, y-, and z-components of vectors **A** and **B**. For example, multiplier 152 receives and multiplies x-components  $A_x$  and  $B_x$  to generate  $A_x B_x$ ; multiplier 154 receives and multiplies y-components  $A_y$  and  $B_y$  to produce  $A_y B_y$ ; and multiplier 156 receives and multiplies vector z-components  $A_z$  and  $B_z$  to generate  $A_z B_z$ . Adder 158 receives and adds  $A_x B_x$  and  $A_y B_y$  from



multiplier 152 and 154, respectively, to produce a sum  $(A_x B_x + A_y B_y)$ . Adder 162 receives and adds product  $A_z B_z$  and the sum  $(A_x B_x + A_y B_y)$  from multiplier 156 and DEMUX 160, respectively, to generate a sum  $(A_x B_x + A_y B_y + A_z B_z)$ , which is the dot product of vectors **A** and **B**.

5 In the dual mode device 104, the multipliers 152 and 154, and the adder 162 are used for evaluating both the cross product component and the dot product. By thus sharing resources for generating cross products and dot products, the dual mode device of the present invention significantly reduces the cost of the hardware needed to implement both dot product units and cross product units. For example, the  
10 implementation of the dual mode devices provides enhanced functionality at a minimal cost in conventional lighting units adapted to evaluate dot products. It should be noted also that the normalization logic already present for the dot product can be used for the cross product.

A dual mode device, in one embodiment, may include a dual mode unit 104  
15 (e.g., sub-dual mode unit) for each of the components of a cross product vector **C**. For example, Figure 2 shows a schematic block diagram of an exemplary dual mode device 200 for generating either cross product or dot product from a pair of vectors in accordance with one embodiment of the present invention. The vectors **A** and **B** include x, y, and z components. The dual mode device 200 includes a dual mode  
20 controller 202 and dual mode units 204, 206, and 208. The dual mode units 204, 206, and 208 are used to generate x-, y-, and z-components, respectively, of the cross product vector **C** during cross product mode. In addition, each of the dual mode units 204, 206, and 208 may be used to receive a pair of vectors such as **A** and **B** for evaluating a dot product in dot product mode.

The dual mode controller 202 receives vectors **A**, **B**, and signal SELECT that indicates whether to generate a cross product or dot product. Specifically, in response to SELECT signal, the dual mode controller 202 selects components of vectors A and B and routes the selected components to the dual mode units 204, 206, and 208 for evaluating cross product vector components, Cx, Cy, and Cz, respectively. The selection and routing of each of the vector components are carried out in a manner similar to the method described in Figure 1B.

Dual mode devices of the present invention may be used in any applications where vector cross products or dot products are needed. For example, the dual mode devices may be used to generate cross or dot products used in electromagnetics, computer graphics, electromechanics, and any other applications that use such products. In a preferred embodiment, the dual mode devices of the present invention are used to evaluate cross products or vector products in computer graphics systems configured to generate diffuse light, specular light, and spotlight values.

For example, U.S. Patent Application No. 09/265,507 entitled "Method and Device for Generating Per-Pixel Values," by inventors David C. Tannenbaum et al. describes an exemplary computer system that includes hardware units adapted to evaluate dot products for generating diffuse light, specular light, and spotlight values. The dual mode devices of the present invention may be implemented in the diffuse light, specular light, and spotlight units to generate cross products in addition to generating dot products.

By way of example, Figure 3 illustrates a block diagram of an exemplary computer graphics system 300 within which the dual mode devices may be implemented or practiced. It should be borne in mind that the computer graphics system 300 is exemplary only and that the present invention can operate within a

number of different computer system configurations including general purpose computer systems, embedded computer systems, and computer systems specially adapted to electronic design automation. In describing various embodiments of the present invention, certain processes and operations are realized as a series of  
5 instructions (*e.g.*, software programs) that reside within computer readable memory units of computer graphics system 300 and are executed by processors therein.

The computer graphics system 300 may be any computer-controlled graphics system suitable for generating complex 2D or 3D images. The computer graphics system 300 includes a bus 302 for transmitting information between the various parts  
10 of the computer system. One or more processors 304 for processing information are coupled to the bus 302. The information, together with the instructions for processing the information, are stored in a hierarchical memory system comprised of a mass storage device 306, a read only memory (ROM) 308, and a main memory 310. The mass storage device 306 is used to store a vast amount of data and may include one or  
15 more hard disk drives, floppy disk drives, optical disk drives, tape drives, CD-ROM drives, or any number of other types of storage devices having media for storing data. The ROM 308 is used to store data on a permanent basis, such as instructions for the microprocessors. The main memory 310 is used for storing data on an intermediate basis and may be implemented as DRAM, SDRAM, RDRAM, or any other suitable  
20 memory for storing data for the computer graphics system 300.

A graphics subsystem 312 may be included in the computer graphics system 300. The processor 304 provides the graphics subsystem 312 with graphics data, such as drawing commands and primitives including coordinate vertex data (*e.g.*, pixel color, surface normal vector **N**, light vector **L**, and view vector **V**), and other data  
25 related to an object's geometric position, color, texture, shading, and other surface

parameters. A display device 314 is coupled to the graphics subsystem 312 to receive image data (e.g., pixel data) for display. Alternatively, the display device 314 may be coupled to the computer graphics system 300 via the bus 302.

Other devices also may be coupled to the computer graphics system 300. For example, an alphanumeric keyboard 316 may be used for entering commands and other information to processor 304 via the bus 302. Another type of user input device is cursor control device 318 (e.g., mouse, trackball, joystick, and touchpad) used for positioning a movable cursor and selecting objects on a computer screen.

Figure 4 shows a flow chart of an exemplary method performed by the graphics subsystem 312 when evaluating a vector cross product. The method starts in operation 402 and proceeds to operation 404, where drawing primitives are received and converted into graphics primitives including pixel color, and exemplary vectors **N** and **L**. The pixel data preferably includes pixel position data within an associated graphics primitive such as a polygon. Although the present invention is illustrated using vectors **N** and **L**, those skilled in the art will appreciate that it may also employ a pair of any suitable vectors for evaluating a cross product vector.

In operation 406, a range of allowable values for each component of vectors **N** and **L** may be defined for each of the vertices of the graphics primitive to save hardware in subsequent stages. Next, in operation 408, the graphics primitives are rasterized to generate a set of **N** and **L** vectors for each of the pixels within the primitives. Then in operation 410, the graphics subsystem 312 generates a cross product of the vectors **N** and **L**. The generated cross product vector is then stored in operation 412 to be used, for example, in evaluating light values. The method then terminates in operation 414.

Figure 5 illustrates a more detailed block diagram of the graphics subsystem 312 in accordance with one embodiment of the present invention. The graphics subsystem includes a geometry subsystem 502, a rasterization subsystem 504, a lighting subsystem 506, a display subsystem 508, and a frame buffer 510. In this configuration, the geometry subsystem 502 receives drawing commands and primitives including pixel color, **N**, **L**, **V**, per-primitive values such as **S** and other parameters at each vertex for conversion into graphics primitives. These well known vectors are described, for example, in U.S. patent application no. 09/265,507, which was previously incorporated by reference herein.

For each of the vertices of the graphics primitives, the geometry subsystem 502 preferably defines a predetermined range of allowable values for each component of the **N**, **L**, and **V** vectors. For example, for the normal vector **N**, the x, y, and z components,  $N_x$ ,  $N_y$ , and  $N_z$ , may be defined to be in the range of  $[-2, 2]$ , which specifies a range from  $-2$  inclusive to  $2$ . To ensure that each of the components of a vector falls within the predetermined range of allowable values, each of the components of the vector may be divided by the largest component of the vector. Consequently, the magnitude of any component of the **N**, **L**, and **V** vectors is assured to be within the predetermined range. Although the preferred embodiment defines a predetermined range, those skilled in the art will appreciate that the present invention also may be implemented without defining such a predetermined range.

The resulting graphics primitives (*e.g.*, points, lines, polygons, etc.) are then provided to the rasterization subsystem 504, which is coupled to the geometry subsystem 502. The rasterization subsystem 504 converts the received graphics primitives into pixel data. In addition, the rasterization subsystem 504 rasterizes the graphics primitives to generate a set of **N**, **L**, and **V** vectors for each of the pixels

within the primitives. At this stage, the rasterization subsystem 504 may also perform Z-buffering, blending, texturing, and antialiasing functions.

The lighting subsystem 506 is coupled to receive the pixel values such as vectors **N**, **L**, **V**, and **S** and material property values from the rasterization subsystem 504. As will be discussed in more detail below, the lighting subsystem 506 generates light values for each of the pixels on a per pixel basis in accordance with one of the embodiments of the present invention. The light values for each of the pixels are then transmitted to the display subsystem 508 and stored in the frame buffer 510. The display subsystem reads the frame buffer 510 and transmits the lighted pixel data values to the display device 514 for display. It should be noted that the frame buffer 510 may also be used by other subsystems (*e.g.*, rasterization subsystem 504) in the graphics subsystem 312 to perform assigned functions.

Figure 6 illustrates a more detailed block diagram of the exemplary lighting subsystem 506 operating in cross product mode. The lighting subsystem 506 includes a normalization unit 602, dual mode controller 604, a diffuse light unit 606, a specular light unit 608, and a spotlight unit 610. The normalization unit 602 receives vector **L** and normalizes it into a unit vector. The dual mode controller 604 receives normalized vector **L**, unnormalized vector **N**, and SELECT signal indicating a cross product mode. Similar to the dual mode controller 200 of Figure 2, the dual mode controller 604 selects appropriate vector components of **L** and **N** and applies proper signs to one or more components needed for computing cross product components  $C_x$ ,  $C_y$ , and  $C_z$ . The dual mode controller 604 then outputs the selected vector components needed for computing  $C_x$ ,  $C_y$ , and  $C_z$  to the diffuse light unit 606, specular light unit 608, and spotlight unit 610, respectively.

Each of the units 606, 608, and 610 receives and operates in response to SELECT signal indicating cross product mode to generate and output x-, y-, and z-components of the cross product. The diffuse light unit 606 computes an x-component C<sub>x</sub> of the cross product of normalized vectors **N** and **L** in a log space (e.g.,  
5 base-two log space). This facilitates normalization of the vectors as described in U.S. patent application no. 09/265,507, which was previously incorporated by reference herein.

Similarly, the specular light unit 608 evaluates a y-component C<sub>y</sub> of the cross product in the log space. Likewise, the spotlight unit 610 determines a z-component  
10 C<sub>z</sub> of the cross product in the log space.

In one embodiment, each of the resulting products in the log space may then be used as an index to an anti-log base two function defined as  $x=2^y$ , where x is a desired output and y is the index. Preferably, the logarithm and anti-log functions are implemented by using lookup tables followed by linear interpolation. Although the  
15 use of linear interpolation is described herein, those skilled in the art will appreciate that other suitable interpolation techniques such as, for example, bi-cubic interpolation and other higher order interpolation techniques, also may be used. Furthermore, the components C<sub>x</sub>, C<sub>y</sub>, and C<sub>z</sub> terms may be converted to a floating-point format with an exponent portion and a fraction portion. This conversion allows a maximum  
20 number of significant bits to be fed into a lookup table (e.g., 64-entry lookup table) by using the fraction as an index to the lookup table.

In accordance with one embodiment of the present invention, log or anti-log values over a predefined range, X<sub>f</sub> in 1.ffff format (e.g., [1.0,2.0)) are found by coding a lookup table and performing a lookup operation in the table. In particular, a  
25 floating-point number that includes a fraction part and an exponent part may be

employed to perform the log table lookup and interpolation operation to convert the number into a log space. The log and anti-log tables may be implemented by having positive or, more preferably, negative arguments as indices of the tables. A portion of the fraction part may be used as an index to the lookup table that tabulates log values  
5 corresponding to a predetermined range of the floating-point number.

For example, the high-order six bits in a 16-bit fraction may be used to select an entry in a lookup table. Then, the remaining fraction bits are used to determine a log or anti-log value corresponding to the fraction by interpolating between the selected entry and the next entry. In an alternative embodiment, the log or anti-log  
10 values of a fraction may be determined by performing only a table lookup operation. In this case, the lookup table is provided with a number of entries sufficient to obtain the desired output precision.

The log space and floating-point formats may be used to compute normalized cross product components with improved precision. By way of example, Figure 7  
15 shows a flowchart of a method performed by the specular light unit 608 to generate a normalized cross product component Cy. In operation 702, normalized vector **L** and unnormalized vector **N** are received, preferably in a Cartesian coordinate format: Nx, Ny, and Nz; Lx, Ly, and Lz. In one embodiment of the invention, each component is received in S1.14 format.

The method then proceeds to two parallel branches of operations. Specifically, in operation 704, a value of  $\mathbf{N} \bullet \mathbf{N}$  is determined by computing  $NN = N_x^2 + N_y^2 + N_z^2$ , which yields the magnitude of vector **N**. At the same time, the y-component value (*i.e.*, inner product) of the cross product is determined in operation  
20 710 by computing  $C_y = (N_z L_x - N_x L_z)$ . The computed values NN and Cy are



preferably in fixed-point formats such as U4.28 and S4.28, respectively, where S signifies a sign bit and U signifies an unsigned number.

The computed values NN and Cy are then converted from the fixed-point formats to floating-point formats in parallel in operations 706 and 712, respectively.

- 5 For example, NN may be converted from the fixed-point format U4.28 into a floating-point format that includes an exponent portion  $e_{NN}$  and a fraction portion  $f_{NN}$ . Similarly, Cy may be converted from a fixed-point format S4.28 into a floating-point format that includes an exponent portion  $e_{cy}$  and a fraction portion  $f_{cy}$ . Then, in operation 708, the fraction part  $f_{NN}$  is converted into a log space using a table lookup and interpolation process. Similarly, the fraction part  $f_{cy}$  of the y-component Cy is also converted, in operation 714, into the log space by a table lookup and interpolation process.

- 10 In operation 716, normalized inner product Cy is computed by a log arithmetic operation by computing a difference term  $\{\log_2(Cy) - [(1/2) * \log_2(NN)]\}$ . In one embodiment, the logarithms of Cy and NN can be determined in accordance with the equation  $\log_2(X) = X_e + \log_2(X_f)$ . For example, the exponent  $e_{cy}$  may be shifted left by 16 places and the  $\log_2(f_{cy})$  value may then be appended for  $e_{cy}$ . Similarly, the exponent  $e_{NN}$  may be shifted 15 places for NN exponent  $e_{NN}$  with  $\log_2(f_{NN})$  appended. These shifts result in appending 16 fraction bits to the right of the binary point for  $e_{cy}$  and 15 fraction bits for  $e_{NN}$ . The difference of 1 fraction bit is provided to effectively divide  $e_{NN}$  by two. Subtracting one-half of  $e_{NN}$  effectively results in dividing by the square root in the original non-log space, thus affecting the vector normalization.

- 20 In operation 718, the normalized component Cy in the log space is converted back into the original number space format by an anti-log table lookup and interpolation process. Preferably, the original number space is a non-log space, which

may be any number space other than the logarithm space. The method then terminates in operation 720. The x- and z-components,  $C_x$  and  $C_z$ , can be generated using the diffuse light unit 606 and the spotlight unit 610 in a similar manner.

Figure 8 illustrates a more detailed block diagram of the specular light unit

608 in generating a normalized cross product component  $C_y$  in accordance with one embodiment of the present invention. The specular light unit 608 includes a log space converter 802 and a pixel evaluator 804. The log space converter 802 receives parameters associated with a pixel such as, for example,  $\mathbf{N}$  and  $\mathbf{L}$  vectors, and converts the parameters to obtain a set of log parameters. The pixel evaluator 804 is coupled to the log space converter 802 to receive the set of log parameters and determines a cross product component  $C_y$  for the pixel by evaluating this set of log parameters.

The log space converter 802 includes a dot product unit 806, a dual mode device 808, fixed-to-floating point converters 810 and 812, and a pair of log converters 814 and 816. The dot product unit 806 receives an unnormalized  $\mathbf{N}$  vector and evaluates the dot product  $\mathbf{N} \cdot \mathbf{N}$  by computing  $NN = N_x^2 + N_y^2 + N_z^2$ . On the other hand, the dual mode device 808 receives a normalized vector  $\mathbf{L}$  and an unnormalized vector  $\mathbf{N}$  and determines  $C_y$  by computing  $C_y = (N_z L_x - N_x L_z)$ .

The fixed-to-floating point converters 810 and 812 receive and convert fixed-point inputs  $NN$  and  $C_y$ , respectively, into a floating-point format. Specifically, the fixed-to-floating point converter 810 converts  $NN$  from a fixed-point format (e.g., U4.28) into a floating-point format that includes an exponent portion  $e_{NN}$  and a fraction portion  $f_{NN}$ . Likewise, the fixed-to-floating point converter 812 converts  $C_y$  from a fixed-point format (e.g., S4.28) into a floating-point format that includes an exponent portion  $e_{cy}$  and a fraction portion  $f_{cy}$ .

The log converter 814 receives the NN value and converts the fraction part  $f_{NN}$  into log space (e.g., base-two log space) via a table lookup and interpolation process. Similarly, the log converter 816 receives the floating-point value  $f_{cy}$  of the Cy value and converts the fraction part  $f_{cy}$  into log space via a table lookup and interpolation process.

The pixel evaluator 804 includes a difference evaluator 818 and an anti-log converter 820. The difference evaluator 818 receives the log space values NN and Cy to compute normalized cross product component Cy in the log space. The difference evaluator 818 preferably computes the normalized Cy by computing a difference term,  $\{\log_2(Cy) - [(1/2) * \log_2(NN)]\}$ . It should be noted that the subtraction operation in the log space is equivalent to the division operation in a non-log number space.

The anti-log converter 820 is configured to receive the normalized cross product component Cy in the log space for conversion. Specifically, the anti-log unit 820 converts the normalized cross product component Cy in the log space back into the original non-log number space format using an anti-log table lookup and interpolation process. The anti-log converter 820 then outputs the normalized cross product component Cy value in the original number space with enhanced precision. Those skilled in the art will recognize that the x- and z-components, Cx and Cz, of a cross product may be evaluated in a manner similar to the y-component, Cy, with minor modifications to the method and device shown in Figures 7 and 8, respectively.

The present invention thus provides a dual mode device and method that can generate vector cross products and dot products by sharing hardware resources. The invention has been described herein in terms of several preferred embodiments. Other embodiments and equivalents of the invention will be apparent to those skilled in the art from consideration of the specification and practice of the invention. The

embodiments and preferred features described above should be considered exemplary, with the invention being defined by the appended claims.

*What is claimed is:*

11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
33  
34  
35  
36  
37  
38  
39  
40  
41  
42  
43  
44  
45  
46  
47  
48  
49  
50  
51  
52  
53  
54  
55  
56  
57  
58  
59  
60  
61  
62  
63  
64  
65  
66  
67  
68  
69  
70  
71  
72  
73  
74  
75  
76  
77  
78  
79  
80  
81  
82  
83  
84  
85  
86  
87  
88  
89  
90  
91  
92  
93  
94  
95  
96  
97  
98  
99  
100  
101  
102  
103  
104  
105  
106  
107  
108  
109  
110  
111  
112  
113  
114  
115  
116  
117  
118  
119  
120  
121  
122  
123  
124  
125  
126  
127  
128  
129  
130  
131  
132  
133  
134  
135  
136  
137  
138  
139  
140  
141  
142  
143  
144  
145  
146  
147  
148  
149  
150  
151  
152  
153  
154  
155  
156  
157  
158  
159  
160  
161  
162  
163  
164  
165  
166  
167  
168  
169  
170  
171  
172  
173  
174  
175  
176  
177  
178  
179  
180  
181  
182  
183  
184  
185  
186  
187  
188  
189  
190  
191  
192  
193  
194  
195  
196  
197  
198  
199  
200  
201  
202  
203  
204  
205  
206  
207  
208  
209  
210  
211  
212  
213  
214  
215  
216  
217  
218  
219  
220  
221  
222  
223  
224  
225  
226  
227  
228  
229  
230  
231  
232  
233  
234  
235  
236  
237  
238  
239  
240  
241  
242  
243  
244  
245  
246  
247  
248  
249  
250  
251  
252  
253  
254  
255  
256  
257  
258  
259  
260  
261  
262  
263  
264  
265  
266  
267  
268  
269  
270  
271  
272  
273  
274  
275  
276  
277  
278  
279  
280  
281  
282  
283  
284  
285  
286  
287  
288  
289  
290  
291  
292  
293  
294  
295  
296  
297  
298  
299  
300  
301  
302  
303  
304  
305  
306  
307  
308  
309  
310  
311  
312  
313  
314  
315  
316  
317  
318  
319  
320  
321  
322  
323  
324  
325  
326  
327  
328  
329  
330  
331  
332  
333  
334  
335  
336  
337  
338  
339  
340  
341  
342  
343  
344  
345  
346  
347  
348  
349  
350  
351  
352  
353  
354  
355  
356  
357  
358  
359  
360  
361  
362  
363  
364  
365  
366  
367  
368  
369  
370  
371  
372  
373  
374  
375  
376  
377  
378  
379  
380  
381  
382  
383  
384  
385  
386  
387  
388  
389  
390  
391  
392  
393  
394  
395  
396  
397  
398  
399  
400  
401  
402  
403  
404  
405  
406  
407  
408  
409  
410  
411  
412  
413  
414  
415  
416  
417  
418  
419  
420  
421  
422  
423  
424  
425  
426  
427  
428  
429  
430  
431  
432  
433  
434  
435  
436  
437  
438  
439  
440  
441  
442  
443  
444  
445  
446  
447  
448  
449  
450  
451  
452  
453  
454  
455  
456  
457  
458  
459  
460  
461  
462  
463  
464  
465  
466  
467  
468  
469  
470  
471  
472  
473  
474  
475  
476  
477  
478  
479  
480  
481  
482  
483  
484  
485  
486  
487  
488  
489  
490  
491  
492  
493  
494  
495  
496  
497  
498  
499  
500  
501  
502  
503  
504  
505  
506  
507  
508  
509  
510  
511  
512  
513  
514  
515  
516  
517  
518  
519  
520  
521  
522  
523  
524  
525  
526  
527  
528  
529  
530  
531  
532  
533  
534  
535  
536  
537  
538  
539  
540  
541  
542  
543  
544  
545  
546  
547  
548  
549  
550  
551  
552  
553  
554  
555  
556  
557  
558  
559  
560  
561  
562  
563  
564  
565  
566  
567  
568  
569  
570  
571  
572  
573  
574  
575  
576  
577  
578  
579  
580  
581  
582  
583  
584  
585  
586  
587  
588  
589  
590  
591  
592  
593  
594  
595  
596  
597  
598  
599  
600  
601  
602  
603  
604  
605  
606  
607  
608  
609  
610  
611  
612  
613  
614  
615  
616  
617  
618  
619  
620  
621  
622  
623  
624  
625  
626  
627  
628  
629  
630  
631  
632  
633  
634  
635  
636  
637  
638  
639  
640  
641  
642  
643  
644  
645  
646  
647  
648  
649  
650  
651  
652  
653  
654  
655  
656  
657  
658  
659  
660  
661  
662  
663  
664  
665  
666  
667  
668  
669  
670  
671  
672  
673  
674  
675  
676  
677  
678  
679  
680  
681  
682  
683  
684  
685  
686  
687  
688  
689  
690  
691  
692  
693  
694  
695  
696  
697  
698  
699  
700  
701  
702  
703  
704  
705  
706  
707  
708  
709  
710  
711  
712  
713  
714  
715  
716  
717  
718  
719  
720  
721  
722  
723  
724  
725  
726  
727  
728  
729  
730  
731  
732  
733  
734  
735  
736  
737  
738  
739  
740  
741  
742  
743  
744  
745  
746  
747  
748  
749  
750  
751  
752  
753  
754  
755  
756  
757  
758  
759  
760  
761  
762  
763  
764  
765  
766  
767  
768  
769  
770  
771  
772  
773  
774  
775  
776  
777  
778  
779  
780  
781  
782  
783  
784  
785  
786  
787  
788  
789  
790  
791  
792  
793  
794  
795  
796  
797  
798  
799  
800  
801  
802  
803  
804  
805  
806  
807  
808  
809  
810  
811  
812  
813  
814  
815  
816  
817  
818  
819  
820  
821  
822  
823  
824  
825  
826  
827  
828  
829  
830  
831  
832  
833  
834  
835  
836  
837  
838  
839  
840  
841  
842  
843  
844  
845  
846  
847  
848  
849  
850  
851  
852  
853  
854  
855  
856  
857  
858  
859  
860  
861  
862  
863  
864  
865  
866  
867  
868  
869  
870  
871  
872  
873  
874  
875  
876  
877  
878  
879  
880  
881  
882  
883  
884  
885  
886  
887  
888  
889  
890  
891  
892  
893  
894  
895  
896  
897  
898  
899  
900  
901  
902  
903  
904  
905  
906  
907  
908  
909  
910  
911  
912  
913  
914  
915  
916  
917  
918  
919  
920  
921  
922  
923  
924  
925  
926  
927  
928  
929  
930  
931  
932  
933  
934  
935  
936  
937  
938  
939  
940  
941  
942  
943  
944  
945  
946  
947  
948  
949  
950  
951  
952  
953  
954  
955  
956  
957  
958  
959  
960  
961  
962  
963  
964  
965  
966  
967  
968  
969  
970  
971  
972  
973  
974  
975  
976  
977  
978  
979  
980  
981  
982  
983  
984  
985  
986  
987  
988  
989  
990  
991  
992  
993  
994  
995  
996  
997  
998  
999  
1000  
1001  
1002  
1003  
1004  
1005  
1006  
1007  
1008  
1009  
1010  
1011  
1012  
1013  
1014  
1015  
1016  
1017  
1018  
1019  
1020  
1021  
1022  
1023  
1024  
1025  
1026  
1027  
1028  
1029  
1030  
1031  
1032  
1033  
1034  
1035  
1036  
1037  
1038  
1039  
1040  
1041  
1042  
1043  
1044  
1045  
1046  
1047  
1048  
1049  
1050  
1051  
1052  
1053  
1054  
1055  
1056  
1057  
1058  
1059  
1060  
1061  
1062  
1063  
1064  
1065  
1066  
1067  
1068  
1069  
1070  
1071  
1072  
1073  
1074  
1075  
1076  
1077  
1078  
1079  
1080  
1081  
1082  
1083  
1084  
1085  
1086  
1087  
1088  
1089  
1090  
1091  
1092  
1093  
1094  
1095  
1096  
1097  
1098  
1099  
1100  
1101  
1102  
1103  
1104  
1105  
1106  
1107  
1108  
1109  
1110  
1111  
1112  
1113  
1114  
1115  
1116  
1117  
1118  
1119  
1120  
1121  
1122  
1123  
1124  
1125  
1126  
1127  
1128  
1129  
1130  
1131  
1132  
1133  
1134  
1135  
1136  
1137  
1138  
1139  
1140  
1141  
1142  
1143  
1144  
1145  
1146  
1147  
1148  
1149  
1150  
1151  
1152  
1153  
1154  
1155  
1156  
1157  
1158  
1159  
1160  
1161  
1162  
1163  
1164  
1165  
1166  
1167  
1168  
1169  
1170  
1171  
1172  
1173  
1174  
1175  
1176  
1177  
1178  
1179  
1180  
1181  
1182  
1183  
1184  
1185  
1186  
1187  
1188  
1189  
1190  
1191  
1192  
1193  
1194  
1195  
1196  
1197  
1198  
1199  
1200  
1201  
1202  
1203  
1204  
1205  
1206  
1207  
1208  
1209  
1210  
1211  
1212  
1213  
1214  
1215  
1216  
1217  
1218  
1219  
1220  
1221  
1222  
1223  
1224  
1225  
1226  
1227  
1228  
1229  
1230  
1231  
1232  
1233  
1234  
1235  
1236  
1237  
1238  
1239  
1240  
1241  
1242  
1243  
1244  
1245  
1246  
1247  
1248  
1249  
1250  
1251  
1252  
1253  
1254  
1255  
1256  
1257  
1258  
1259  
1260  
1261  
1262  
1263  
1264  
1265  
1266  
1267  
1268  
1269  
1270  
1271  
1272  
1273  
1274  
1275  
1276  
1277  
1278  
1279  
1280  
1281  
1282  
1283  
1284  
1285  
1286  
1287  
1288  
1289  
1290  
1291  
1292  
1293  
1294  
1295  
1296  
1297  
1298  
1299  
1300  
1301  
1302  
1303  
1304  
1305  
1306  
1307  
1308  
1309  
1310  
1311  
1312  
1313  
1314  
1315  
1316  
1317  
1318  
1319  
1320  
1321  
1322  
1323  
1324  
1325  
1326  
1327  
1328  
1329  
1330  
1331  
1332  
1333  
1334  
1335  
1336  
1337  
1338  
1339  
1340  
1341  
1342  
1343  
1344  
1345  
1346  
1347  
1348  
1349  
1350  
1351  
1352  
1353  
1354  
1355  
1356  
1357  
1358  
1359  
1360  
1361  
1362  
1363  
1364  
1365  
1366  
1367  
1368  
1369  
1370  
1371  
1372  
1373  
1374  
1375  
1376  
1377  
1378  
1379  
1380  
1381  
1382  
1383  
1384  
1385  
1386  
1387  
1388  
1389  
1390  
1391  
1392  
1393  
1394  
1395  
1396  
1397  
1398  
1399  
1400  
1401  
1402  
1403  
1404  
1405  
1406  
1407  
1408  
1409  
1410  
1411  
1412  
1413  
1414  
1415  
1416  
1417  
1418  
1419  
1420  
1421  
1422  
1423  
1424  
1425  
1426  
1427  
1428  
1429  
1430  
1431  
1432  
1433  
1434  
1435  
1436  
1437  
1438  
1439  
1440  
1441  
1442  
1443  
1444  
1445  
1446  
1447  
1448  
1449  
1450  
1451  
1452  
1453  
1454  
1455  
1456  
1457  
1458  
1459  
1460  
1461  
1462  
1463  
1464  
1465  
1466  
1467  
1468  
1469  
1470  
1471  
1472  
1473  
1474  
1475  
1476  
1477  
1478  
1479  
1480  
1481  
1482  
1483  
1484  
1485  
1486  
1487  
1488  
1489  
1490  
1491  
1492  
1493  
1494  
1495  
1496  
1497  
1498  
1499  
1500  
1501  
1502  
1503  
1504  
1505  
1506  
1507  
1508  
1509  
1510  
1511  
1512  
1513  
1514  
1515  
1516  
1517  
1518  
1519  
1520  
1521  
1522  
1523  
1524  
1525  
1526  
1527  
1528  
1529  
1530  
1531  
1532  
1533  
1534  
1535  
1536  
1537  
1538  
1539  
1540  
1541  
1542  
1543  
1544  
1545  
1546  
1547  
1548  
1549  
1550  
1551  
1552  
1553  
1554  
1555  
1556  
1557  
1558  
1559  
1560  
1561  
1562  
1563  
1564  
1565  
1566  
1567  
1568  
1569  
1570  
1571  
1572  
1573  
1574  
1575  
1576  
1577  
1578  
1579  
1580  
1581  
1582  
1583  
1584  
1585  
1586  
1587  
1588  
1589  
1590  
1591  
1592  
1593  
1594  
1595  
1596  
1597  
1598  
1599  
1600  
1601  
1602  
1603  
1604  
1605  
1606  
1607  
1608  
1609  
1610  
1611  
1612  
1613  
1614  
1615  
1616  
1617  
1618  
1619  
1620  
1621  
1622  
1623  
1624  
1625  
1626  
1627  
1628  
1629  
1630  
1631  
1632  
1633  
1634  
1635  
1636  
1637  
1638  
1639  
1640  
1641  
1642  
1643  
1644  
1645  
1646  
1647  
1648  
1649  
1650  
1651  
1652  
1653  
1654  
1655  
1656  
1657  
1658  
1659  
1660  
1661  
1662  
1663  
1664  
1665  
1666  
1667  
1668  
1669  
1670  
1671  
1672  
1673  
1674  
1675  
1676  
1677  
1678  
1679  
1680  
1681  
1682  
1683  
1684  
1685  
1686  
1687  
1688  
1689  
1690  
1691  
1692  
1693  
1694  
1695  
1696  
1697  
1698  
1699  
1700  
1701  
1702  
1703  
1704  
1705  
1706  
1707  
1708  
1709  
1710  
1711  
1712  
1713  
1714  
1715  
1716  
1717  
1718  
1719  
1720  
1721  
1722  
1723  
1724  
1725  
1726  
1727  
1728  
1729  
1730  
1731  
1732  
1733  
1734  
1735  
1736  
1737  
1738  
1739  
1740  
1741  
1742  
1743  
1744  
1745  
1746  
1747  
1748  
1749  
1750  
1751  
1752  
1753  
1754  
1755  
1756  
1757  
1758  
1759  
1760  
1761  
1762  
1763  
1764  
1765  
1766  
1767  
1768  
1769  
1770  
1771  
1772  
1773  
1774  
1775  
1776  
1777  
1778  
1779  
1780  
1781  
1782  
1783  
1784  
1785  
1786  
1787  
1788  
1789  
1790  
1791  
1792  
1793  
1794  
1795  
1796  
1797  
1798  
1799  
1800  
1801  
1802  
1803  
1804  
1805  
1806  
1807  
1808  
1809  
1810  
1811  
1812  
1813  
1814  
1815  
1816  
1817  
1818  
1819  
1820  
1821  
1822  
1823  
1824  
1825  
1826  
1827  
1828  
1829  
1830  
1831  
1832  
1833  
1834  
1835  
1836  
1837  
1838  
1839  
1840  
1841  
1842  
1843  
1844  
1845  
1846  
1847  
1848  
1849  
1850  
1851  
1852  
1853  
1854  
1855  
1856  
1857  
1858  
1859  
1860  
1861  
1862  
1863  
1864  
1865  
1866  
1867  
1868  
1869  
1870  
1871  
1872  
1873  
1874  
1875  
1876  
1877  
1878  
1879  
1880  
1881  
1882  
1883  
1884  
1885  
1886  
1887  
1888  
1889  
1890  
1891  
1892  
1893  
1894  
1895  
1896  
1897  
1898  
1899  
1900  
1901  
1902  
1903  
1904  
1905  
1906  
1907  
1908  
1909  
1910  
1911  
1912  
1913  
1914  
1915  
1916  
1917  
1918  
1919  
1920  
1921  
1922  
1923  
1924  
1925  
1926  
1927  
1928  
1929  
1930  
1931  
1932  
1933  
1934  
1935  
1936  
1937  
1938  
1939  
1940  
1941  
1942  
1943  
1944  
1945  
1946  
1947  
1948  
1949  
1950  
1951  
1952  
1953  
1954  
1955  
1956  
1957  
1958  
1959  
1960  
1961  
1962  
1963  
1964  
1965  
1966  
1967  
1968  
1969  
1970  
1971  
1972  
1973  
1974  
1975  
1976  
1977  
1978  
1979  
1980  
1981  
1982  
1983  
1984  
1985  
1986  
1987  
1988  
1989  
1990  
1991  
1992  
1993  
1994  
1995  
1996  
1997  
1998  
1999  
2000  
2001  
2002  
2003  
2004  
2005  
2006  
2007  
2008  
2009  
2010  
2011  
2012  
2013  
2014  
2015  
2016  
2017  
2018  
2019  
2020  
2021  
2022  
2023  
2024  
2025  
2026  
2027  
2028  
2029  
2030  
2031  
2032  
2033  
2034  
2035  
2036  
2037  
2038  
2039  
2040  
2041  
2042  
2043  
2044  
2045  
2046  
2047  
2048  
2049  
2050  
2051  
2052  
2053  
2054  
2055  
2056  
2057  
2058  
2059  
2060  
2061  
2062  
2063  
2064  
2065  
2066  
2067  
2068  
2069  
2070  
2071  
2072  
2073  
2074  
2075  
2076  
2077  
2078  
2079  
2080  
2081  
2082  
2083  
2084  
2085  
2086  
2087  
2088  
2089  
2090  
2091  
2092  
2093  
2094  
2095  
2096  
2097  
2098  
2099  
2100  
2101  
2102  
2103  
2104  
2105  
2106  
2107  
2108  
2109  
2110  
2111  
2112  
2113  
2114  
2115  
2116  
2117  
2118  
2119  
2120  
2121  
2122  
2123  
2124  
2125  
2126  
2127  
2128  
2129  
2130  
2131  
2132  
2133  
2134  
2135  
2136  
2137  
2138  
2139  
2140  
2141  
2142  
2143  
2144  
2145  
2146  
2147  
2148  
2149  
2150  
2151  
2152  
2153  
2154  
2155  
2156  
2157  
2158  
2159  
2160  
2161  
2162  
2163  
2164  
2165  
2166  
2167  
2168  
2169  
2170  
2171  
2172  
2173  
2174  
2175  
2176  
2177  
2178  
2179  
2180  
2181  
2182  
2183  
2184  
2185  
2186  
2187  
2188  
2189  
2190  
2191  
2192  
2193  
2194  
2195  
2196  
2197  
2198  
2199  
2200  
2201  
2202  
2203  
2204  
2205  
2206  
2207  
2208  
2209  
2210  
2211  
2212  
2213  
2214  
2215  
2216  
2217  
2218  
2219  
2220  
2221  
2222  
2223  
2224  
2225  
2226  
2227  
2228  
2229  
2230  
2231  
2232  
2233  
223

## CLAIMS

1. A dual mode device for generating a cross product or a dot product from a first vector and a second vector, the first vector having a first set of components and the second vector having a second set of components, the device  
5 comprising:

a dual mode controller receiving the first and second vectors, the dual mode controller being configured to select vector components for evaluating a cross product component or a dot product in response to a first signal, the first signal indicating whether to generate a cross product component or a dot product; and

10 a dual mode unit coupled to receive the selected vector components for generating the cross product component or the dot product in response to the first signal.

2. The dual mode device as recited in claim 1, wherein the dual mode unit  
15 outputs the cross product component when the select signal indicates generation of the cross product component and wherein the dual mode unit outputs the dot product when the select signal indicates generation of the dot product.

3. The dual mode device as recited in claim 1, wherein the dual mode  
20 controller receives a second signal for indicating the cross product component to be generated and selects the vector components for evaluating the cross product component or the dot product in response to the second signal.

4. The dual mode device as recited in claim 1, wherein the dual mode controller selects the vector components that are different from the cross product component to be generated when the first signal indicates generation of the cross product component.

5

5. The dual mode device as recited in claim 1, wherein the dual mode controller changes the sign of one or more selected vector components for transmission to the dual mode unit when the first signal indicates generation of the cross product component.

10

6. The dual mode device as recited in claim 1, wherein the first set of components includes Ax, Ay, and Az and the second set of components includes Bx, By, and Bz, and wherein the dual mode controller selects all components of the first and second sets when the first signal indicates generation of the dot product.

15

7. The dual mode device as recited in claim 1, wherein the dual mode unit includes a plurality of multipliers and adders that are arranged to generate the cross product component or the dot product.

20

8. The dual mode device as recited in claim 7, wherein the dual mode unit uses at least one multiplier and at least one adder to generate the cross product component or the dot product.

9. The dual mode device as recited in claim 1, wherein the dual mode controller is configured to select the vector components for evaluating the cross product when the first signal indicates generation of the cross product, wherein the dual mode unit includes a plurality of sub-dual mode units for generating a plurality of cross product vector components, each sub-dual mode unit generating one cross product vector component such that the dual mode unit generates a cross product of the first and second vectors.

10. The dual mode device as recited in claim 1, wherein the dual mode unit is used in a lighting subsystem that is configured to generate diffuse light, specular light, or spotlight values.

11. A dual mode device for generating a cross product or a dot product from a first vector and a second vector, the first and second vectors having a plurality of components, the device comprising:

a dual mode controller receiving the first and second vectors, the dual mode controller being configured to select vector components for evaluating a cross product or a dot product in response to a first signal, the first signal indicating whether to generate a cross product or a dot product; and

a plurality of dual mode units coupled to receive the selected vector components for generating the cross product or the dot product in response to the first signal, each dual mode unit generating one cross product vector component of the cross product, the dual mode units generating and outputting the cross product vector

components as the cross product when the select signal indicates generation of the cross product component.

12. The dual mode device as recited in claim 10, wherein the dual mode  
5 controller changes the sign of one or more selected vector components for transmission to the dual mode units when the first signal indicates generation of the cross product.

13. The dual mode device as recited in claim 10, wherein the first vector  
10 includes components  $A_x$ ,  $A_y$ , and  $A_z$  and the second includes components  $B_x$ ,  $B_y$ , and  $B_z$  such that the dual mode units generate the cross product by producing cross product components  $C_x$ ,  $C_y$ , and  $C_z$ .

14. The dual mode device as recited in claim 12, wherein one of the dual  
15 mode units is selected to generate the dot product of the first and second vectors when the first signal indicates generation of the dot product.

15. The dual mode device as recited in claim 10, wherein the dual mode  
units are used in a lighting subsystem that is configured to generate a diffuse light  
20 value, a specular light value, and a spotlight value.

16. The dual mode device as recited in claim 10, wherein each of the dual  
mode units includes a plurality of multipliers and adders that are arranged to generate the associated cross product component or the dot product.



17. The dual mode device as recited in claim 7, wherein the dual mode unit uses at least one multiplier and at least one adder to generate the cross product component or the dot product.

5

18. In a computer system, a method for generating a cross product or a dot product from a first vector and a second vector, the first vector having a first set of components and the second vector having a second set of components, the method comprising:

10 receiving the first and second vectors for generating a cross product component or a dot product,

receiving a first signal indicating whether to generate a cross product component or a dot product;

15 selecting vector components for evaluating the cross product component or the dot product in response to the first signal, and

in response to the first signal and the selected vector components, generating the cross product component when the first signal indicates generation of the cross product component and generating the dot product when the first signal indicates generation of the dot product

20

19. The method as recited in claim 18, wherein the sign of one or more selected vector components are changed for evaluating the cross product component when the first signal indicates generation of the cross product component.

20. The method as recited in claim 18, wherein a plurality of cross product vector components comprising a cross product vector are generated in parallel.

5

100  
101  
102  
103  
104  
105  
106  
107  
108  
109  
110  
111  
112  
113  
114  
115  
116  
117  
118  
119  
120  
121  
122  
123  
124  
125  
126  
127  
128  
129  
130  
131  
132  
133  
134  
135  
136  
137  
138  
139  
140  
141  
142  
143  
144  
145  
146  
147  
148  
149  
150  
151  
152  
153  
154  
155  
156  
157  
158  
159  
160  
161  
162  
163  
164  
165  
166  
167  
168  
169  
170  
171  
172  
173  
174  
175  
176  
177  
178  
179  
180  
181  
182  
183  
184  
185  
186  
187  
188  
189  
190  
191  
192  
193  
194  
195  
196  
197  
198  
199  
200  
201  
202  
203  
204  
205  
206  
207  
208  
209  
210  
211  
212  
213  
214  
215  
216  
217  
218  
219  
220  
221  
222  
223  
224  
225  
226  
227  
228  
229  
230  
231  
232  
233  
234  
235  
236  
237  
238  
239  
240  
241  
242  
243  
244  
245  
246  
247  
248  
249  
250  
251  
252  
253  
254  
255  
256  
257  
258  
259  
260  
261  
262  
263  
264  
265  
266  
267  
268  
269  
270  
271  
272  
273  
274  
275  
276  
277  
278  
279  
280  
281  
282  
283  
284  
285  
286  
287  
288  
289  
290  
291  
292  
293  
294  
295  
296  
297  
298  
299  
300  
301  
302  
303  
304  
305  
306  
307  
308  
309  
310  
311  
312  
313  
314  
315  
316  
317  
318  
319  
320  
321  
322  
323  
324  
325  
326  
327  
328  
329  
330  
331  
332  
333  
334  
335  
336  
337  
338  
339  
340  
341  
342  
343  
344  
345  
346  
347  
348  
349  
350  
351  
352  
353  
354  
355  
356  
357  
358  
359  
360  
361  
362  
363  
364  
365  
366  
367  
368  
369  
370  
371  
372  
373  
374  
375  
376  
377  
378  
379  
380  
381  
382  
383  
384  
385  
386  
387  
388  
389  
390  
391  
392  
393  
394  
395  
396  
397  
398  
399  
400  
401  
402  
403  
404  
405  
406  
407  
408  
409  
410  
411  
412  
413  
414  
415  
416  
417  
418  
419  
420  
421  
422  
423  
424  
425  
426  
427  
428  
429  
430  
431  
432  
433  
434  
435  
436  
437  
438  
439  
440  
441  
442  
443  
444  
445  
446  
447  
448  
449  
450  
451  
452  
453  
454  
455  
456  
457  
458  
459  
460  
461  
462  
463  
464  
465  
466  
467  
468  
469  
470  
471  
472  
473  
474  
475  
476  
477  
478  
479  
480  
481  
482  
483  
484  
485  
486  
487  
488  
489  
490  
491  
492  
493  
494  
495  
496  
497  
498  
499  
500  
501  
502  
503  
504  
505  
506  
507  
508  
509  
510  
511  
512  
513  
514  
515  
516  
517  
518  
519  
520  
521  
522  
523  
524  
525  
526  
527  
528  
529  
530  
531  
532  
533  
534  
535  
536  
537  
538  
539  
540  
541  
542  
543  
544  
545  
546  
547  
548  
549  
550  
551  
552  
553  
554  
555  
556  
557  
558  
559  
560  
561  
562  
563  
564  
565  
566  
567  
568  
569  
570  
571  
572  
573  
574  
575  
576  
577  
578  
579  
580  
581  
582  
583  
584  
585  
586  
587  
588  
589  
590  
591  
592  
593  
594  
595  
596  
597  
598  
599  
600  
601  
602  
603  
604  
605  
606  
607  
608  
609  
610  
611  
612  
613  
614  
615  
616  
617  
618  
619  
620  
621  
622  
623  
624  
625  
626  
627  
628  
629  
630  
631  
632  
633  
634  
635  
636  
637  
638  
639  
640  
641  
642  
643  
644  
645  
646  
647  
648  
649  
650  
651  
652  
653  
654  
655  
656  
657  
658  
659  
660  
661  
662  
663  
664  
665  
666  
667  
668  
669  
670  
671  
672  
673  
674  
675  
676  
677  
678  
679  
680  
681  
682  
683  
684  
685  
686  
687  
688  
689  
690  
691  
692  
693  
694  
695  
696  
697  
698  
699  
700  
701  
702  
703  
704  
705  
706  
707  
708  
709  
710  
711  
712  
713  
714  
715  
716  
717  
718  
719  
720  
721  
722  
723  
724  
725  
726  
727  
728  
729  
730  
731  
732  
733  
734  
735  
736  
737  
738  
739  
740  
741  
742  
743  
744  
745  
746  
747  
748  
749  
750  
751  
752  
753  
754  
755  
756  
757  
758  
759  
760  
761  
762  
763  
764  
765  
766  
767  
768  
769  
770  
771  
772  
773  
774  
775  
776  
777  
778  
779  
780  
781  
782  
783  
784  
785  
786  
787  
788  
789  
790  
791  
792  
793  
794  
795  
796  
797  
798  
799  
800  
801  
802  
803  
804  
805  
806  
807  
808  
809  
810  
811  
812  
813  
814  
815  
816  
817  
818  
819  
820  
821  
822  
823  
824  
825  
826  
827  
828  
829  
830  
831  
832  
833  
834  
835  
836  
837  
838  
839  
840  
841  
842  
843  
844  
845  
846  
847  
848  
849  
850  
851  
852  
853  
854  
855  
856  
857  
858  
859  
860  
861  
862  
863  
864  
865  
866  
867  
868  
869  
870  
871  
872  
873  
874  
875  
876  
877  
878  
879  
880  
881  
882  
883  
884  
885  
886  
887  
888  
889  
890  
891  
892  
893  
894  
895  
896  
897  
898  
899  
900  
901  
902  
903  
904  
905  
906  
907  
908  
909  
910  
911  
912  
913  
914  
915  
916  
917  
918  
919  
920  
921  
922  
923  
924  
925  
926  
927  
928  
929  
930  
931  
932  
933  
934  
935  
936  
937  
938  
939  
940  
941  
942  
943  
944  
945  
946  
947  
948  
949  
950  
951  
952  
953  
954  
955  
956  
957  
958  
959  
960  
961  
962  
963  
964  
965  
966  
967  
968  
969  
970  
971  
972  
973  
974  
975  
976  
977  
978  
979  
980  
981  
982  
983  
984  
985  
986  
987  
988  
989  
990  
991  
992  
993  
994  
995  
996  
997  
998  
999  
1000

# DUAL MODE DEVICE AND METHOD FOR GENERATING VECTOR CROSS PRODUCTS OR DOT PRODUCTS

## ABSTRACT

A dual mode device and method is provided for generating cross product or dot product from a pair of vectors. The dual mode device generates a cross product or a dot product from a first vector and a second vector. The first vector has a first set of components and the second vector has a second set of components. The device includes a dual mode controller and a dual mode unit. The dual mode controller receives the first and second vectors and is configured to select vector components for evaluating a cross product component or a dot product in response to a first signal. The first signal indicates whether to generate a cross product component or a dot product. The dual mode unit is coupled to receive the selected vector components and generates the cross product component or the dot product in response to the first signal.




FIG. 1A





FIG. 1B






FIG. 2




FIG. 3







FIG. 4



506




FIG. 6




FIG. 7




FIG. 8

# DECLARATION AND POWER OF ATTORNEY FOR ORIGINAL U.S. PATENT APPLICATION

Attorney's Docket No. 15-4-849.00

As a below-named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe that I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

DUAL MODE DEVICE AND METHOD FOR GENERATING VECTOR CROSS PRODUCTS OR DOT PRODUCTS, the specification of which,

(check one)

1. ☒ is attached hereto.

2. ☐ was filed on \_\_\_\_\_ as  
U.S. Application Serial No. \_\_\_\_\_  
and was amended on \_\_\_\_\_.

3. ☐ was filed on \_\_\_\_\_ as  
International PCT Application Serial No. \_\_\_\_\_  
and was amended on \_\_\_\_\_.

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the examination of this application in accordance with Title 37, CFR § 1.56.

I hereby claim foreign priority benefits under Title 35, United States code, § 119(a)-(d) or § 365(b) of any foreign application(s) for patent or inventor's certificate, or § 365(a) of any PCT International application which designated at least one country other than the United States, listed below and have identified below, by checking the box, any foreign application for patent or inventor's certificate, or PCT International application having a filing date before that of the application on which priority is claimed:

## Prior Foreign Application(s)

Priority Benefits Claimed?

(Appl. No.)

(Country)

(Filing Date)

☐ Yes ☐ No

(Appl. No.)

(Country)

(Filing Date)

☐ Yes ☐ No

(Appl. No.)

(Country)

(Filing Date)

☐ Yes ☐ No

I hereby claim the benefit under 35 U.S.C. § 119(e) of any United States provisional application(s) listed below:

(Application Serial No.)

(Filing Date)

(Application Serial No.)

(Filing Date)

I hereby claim the benefit under Title 35, United States Code, § 120 of any United States application(s), or § 365(c) of any PCT International application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of Title 35, United States Code, § 112, I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, § 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application:

**Prior U.S. Application(s)**

\_\_\_\_\_  
(Application Serial No.)

\_\_\_\_\_  
(Filing Date)

\_\_\_\_\_  
(Status - patented, pending, abandoned)

\_\_\_\_\_  
(Application Serial No.)

\_\_\_\_\_  
(Filing Date)

\_\_\_\_\_  
(Status - patented, pending, abandoned)

And I hereby appoint the law firm of Martine Penilla & Kim, including **Peter B. Martine (Reg. No. 32,043); Albert S. Penilla (Reg. No. 39,487); Raymis H. Kim (Reg. No. 39,462); Chester E. Martine (Reg. No. 19,711); and Tobi C. Clinton (Reg. No. 43,553);** and further appoint **Christopher J. Byrne (Reg. No. 32,204), and John F. Brigden (Reg. No. 40,530),** both of Silicon Graphics, Inc., as my principal attorneys to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith:

**Send Correspondence To:**

**Raymis H. Kim  
MARTINE PENILLA & KIM, LLP  
830 West Evelyn Avenue  
Sunnyvale, CA 94086**

**Direct Telephone Calls To:**

**Raymis H. Kim at telephone number (408) 749-6900**

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.

Typewritten Full Name of

Sole or First Inventor: David C. Tannenbaum

Citizenship: U.S.A.

Inventor's signature: David C. Tannenbaum

Date of Signature: 6/30/99

Residence: (City) San Jose

(State/Country) CA

Post Office Address: 985 Foxchase Drive, #654, San Jose, CA 95123